Skip to content

MiniMax-H3: sage takes the fused RoPE op, faster video and audio VAE decode (B200 max render 22.6 to 15.4 s, video bit-identical) - #19

Merged
oobabooga merged 13 commits into
perf/h3-gguf-speed-v2from
perf/h3-gguf-speed-v3
Oct 9, 2026
Merged

oobabooga merged 13 commits into
perf/h3-gguf-speed-v2from
perf/h3-gguf-speed-v3

Conversation

@danielhanchen

@danielhanchen danielhanchen commented Oct 2, 2026 •

Copy link
Copy Markdown
Member

Stacked on #18 (base branch perf/h3-gguf-speed-v2). Review that first.

Problem

An Nsight Systems profile of a warm MiniMax-H3 render on a B200 (960x544, 124 frames, 4 steps, UD-Q3_K_XL DiT) put this fork's max mode at 21.4 s against 14.6 to 15.2 s for ComfyUI's int8 graph. The gap had three parts:

  • Denoiser, about 3.0 s. With sage on, forward_head_major() returns nullptr, so the fused RoPE / permute op is skipped. About 765 ms per step comes back as f32 RoPE, permute copies, casts and elementwise kernels.
  • Video VAE decode, about 3.6 s:
    • 2 s of GPU idle between tiles, from CPU-side split, blend and graph build;
    • 416 cudaMemGetInfo calls per decode;
    • per-head RMS norm and RoPE as separate kernels.
  • Audio VAE decode, about 1.1 s. The anti-aliasing depthwise convs run through mul_mat_vec_f plus im2col (1.0 s of GPU time, against 37 ms in ComfyUI).

Change

Each lever has an environment switch; =0 turns it off.

lever switch numerics
Sage takes the fused RoPE / head-major op, writing the layout sage reads (F32 Q / K, F16 V with the kv scale) SD_H3_FAST_SAGE_QKV bit-identical
Tile blend runs on a worker thread while the next tile computes (every tiled VAE decode) SD_TILE_ASYNC_MERGE bit-identical
Each H3 temporal chunk is assembled straight into the output frames on a worker thread SD_H3_VAE_ASYNC_ASSEMBLY bit-identical
One free-memory reading per decode for checks that allocate nothing (420 to 3 cudaMemGetInfo calls) SD_H3_VAE_REUSE_MEMQUERY bit-identical
Decoder q / k / v through the fused head-major RoPE op SD_H3_VAE_FUSED_QKV bit-identical
Per-head q / k RMS norm folded into that op (new ggml patch 0005, CUDA only; HIP and Vulkan keep the separate norm) SD_H3_VAE_FUSED_QK_NORM bit-identical
H3 audio VAE anti-aliasing depthwise convs use CONV_2D_DW in F32 (LTX unchanged) SD_H3_AUDIO_DIRECT_DW closer to F32, see Accuracy
Latent tile size for the H3 video VAE SD_H3_VAE_TILE=N opt-in only
  • RoPE tables are built once per tile shape.
  • scripts/unsloth/ggml-patches/0005-ggml-rope-pe-permute-rms.patch adds the fused norm. Patches 0001 to 0005 apply cleanly to the pinned ggml and reproduce the patched tree; the ggml gitlink is unchanged.

Results

Warm renders (renders 1 and 2), seconds:

GPU / mode s/step audio decode video decode render
B200 max, before / after 3.12 / 2.38 to 2.46 1.21 / 0.19 to 0.21 7.22 to 7.58 / 3.95 to 4.20 22.4 to 22.9 / 15.4
B200 default, before / after 7.18 / 7.17 1.21 / 0.20 to 0.23 7.27 to 7.38 / 3.83 to 3.89 38.8 / 34.2
G4 (sm120) max, before / after 4.33 / 3.54 1.17 / 0.14 7.08 / 5.19 26.8 / 20.7
A100 40 GB (sm80) max, before / after 7.16 / 6.12 1.36 / 0.31 13.10 / 9.07 45.4 / 36.0
  • B200 max mode is now 2.39 s per step under the profiler, level with ComfyUI's 2.37 s.
  • B200 video decode varied 6.8 to 7.6 s before and 3.8 to 4.5 s after across sessions.
  • Video decode share per lever on the B200 (each turned off alone): async assembly 1.2 s, fused q / k / v 1.0 s, async tile merge 0.45 s, fused norm 0.35 s, memory reading 0.25 s.
  • G4 and A100 default mode: sampling unchanged, video decode 1.9 s and 4.0 s faster, video bit-identical.
  • Tile 20 decodes in 3.07 s against 3.77 s at tile 16, but scores 36.2 dB PSNR / 0.09 LPIPS against tile 16, so it stays opt-in.

Accuracy

  • Video: the output stream is bit-identical before and after on B200, G4 and A100, in max and default modes.

  • All switches off: video and audio reproduce the base build exactly.

  • Audio: the direct depthwise path changes the audio on purpose. SNR against the base build: 41.5 dB on B200, 41.7 / 42.7 dB on G4, 35.0 / 41.6 dB on A100 (max / default). Against the same graph run fully in F32 it is closer than before:

    vs F32 (anti-alias convs only) vs F32 (all convs)
    before 41.3 dB 40.8 dB
    after 49.8 dB 44.3 dB

Tests

  • test-backend-ops on CUDA (B200): ROPE_PE_PERMUTE (80 cases, including the new norm variants), RMS_NORM and CONV_2D_DW pass.
  • Builds at the final commit: CUDA sm75 / 80 / 86 / 89 / 90 / 100 / 120, HIP gfx1100 / gfx1151 and Vulkan.

Validation on other hardware

Base #18, same seed, Studio's H3 flags.

hardware result
RTX 6000 Ada (sm89), 960x544x124 video bit-identical to #18 in default and max; all switches off and SD_H3_AUDIO_DIRECT_DW=0 reproduce #18 exactly. Default 100.2 / 97.5 -> 95.4 / 95.3 s, max 81.5 / 81.8 -> 70.1 / 69.5 s. On a music prompt the direct depthwise path changes the audio by 42.0 dB SNR.
RTX 3090 (sm86) default 130.6 -> 125.2 s; ROPE_PE_PERMUTE (incl. the new norm variants), RMS_NORM, CONV_2D_DW pass.
Strix Halo gfx1151, Vulkan (Linux), 640x384x56 video bit-identical; audio decode 1.0 -> 0.5 s; video decode about 1 s faster.
Strix Halo, ROCm 7.2.1 decode 17.8 -> 16.1 s, audio decode 1.3 -> 0.6 s; all switches off identical to #18. Video 58.8 dB from #18: the fused VAE q / k / v op rounds differently on HIP. The new norm variants are unsupported on HIP, as intended.
CPU backend video bit-identical; audio decode 4.2 -> 1.3 s.
Apple M1 (Metal) CONV_2D_DW passes there; tiled image renders identical (async merge).

Not covered

  • The A100 max-mode audio SNR (35.0 dB) is lower than the other cards. The audio latents match there, so it comes from the depthwise change; it is likely content-dependent but not proven.
  • Colab G4 and A100 timings are one session per arm, without repeated base runs. The Colab runs used the commit before the last one, which only hardens the reuse paths.
  • Not done here, since they change numerics or need larger ggml work: bias fused into the cuBLASLt GEMM, F16 VAE activations and GPU-side tile blending.
  • The BF16 cuBLAS route for the DiT (GGML_CUDA_QUANT_CUBLAS_MIN_BATCH) was measured on the B200 without sage: 7.20 to 3.12 s per step, 0.4 GB more VRAM, and closer to an F32-dequant reference than MMQ (44.4 vs 37.9 dB PSNR, 0.017 vs 0.044 LPIPS, 23.2 vs 14.7 dB audio SNR). Making it the default is a Studio-side change, proposed separately.

With --sage-attn, forward_head_major returned nullptr, so every block fell back to the
unfused chunk / slice / rope / concat / scale / cast chain (about 0.75 s per 960x544x124
step on B200). ggml_rope_pe_permute already writes [head_dim, tokens, heads, batch], the
layout ggml_sage_attn reads: emit F32 Q, F32 K * kv_scale and F16 V * kv_scale and call
sage directly. Same arithmetic and rounding points as the unfused sage branch; the
rendered video and audio are bit-identical. SD_H3_FAST_SAGE_QKV=0 restores the old chain.
The 960x544x124 decode left the B200 idle for about 2 s between its 105 tile graphs:
the host blended each tile, zero-filled and assembled the frames, rebuilt the rotary
tables and queried free device memory four times per tile while the GPU waited.

- tiling: the blend of a batch into the output runs on a worker thread while the next
  batch is split and computed; merges stay serial and in tile order with the same
  arithmetic (SD_TILE_ASYNC_MERGE=0 merges inline).
- H3 decode: each temporal chunk is trimmed, cross-faded and copied straight into the
  trimmed output on a worker thread while the next chunk decodes, instead of
  concatenating and slicing at the end (SD_H3_VAE_ASYNC_ASSEMBLY=0 restores it).
- rotary tables are rebuilt only when the tile shape changes.
- DeviceMemoryRequest::reuse_device_query: while a runner repeats identical computes,
  a capacity check that allocates nothing new (no pending bytes, all parameters
  resident) reuses the owner's earlier free-memory reading; runner_end() drops it.
  The H3 decode turns it on for its duration (SD_H3_VAE_REUSE_MEMQUERY=0 disables).

Warm decode on B200 6.8-7.0 s -> 5.06 s; frames and audio bit-identical.
…onvs

The up/down-sampling filters of every Activation1D went through ggml_conv_1d /
ggml_conv_1d_dw: an F16 im2col plus a single-column matmul per call. Route them
through CONV_2D_DW (H=1, F32 per-channel kernel) instead, for the MiniMax-H3
audio VAE only. Falls back to the im2col graph when the backend lacks the op.
SD_H3_AUDIO_DIRECT_DW=0 restores the previous graph.
…tion

The decoder attention chunk-copied q/k/v out of the fused projection, applied the
partial RoPE as table mul/add/concat chains and then permuted and cast K/V for flash
attention. With one tile per graph, normalise q/k in place on the projection and let
ggml_rope_pe_permute (already used by the DiT) write the F32 Q and F16 K/V head-major
tensors ggml_ext_attention_prepared reads. Same products, sums and casts as the table
path, so the decoded frames are bit-identical. SD_H3_VAE_FUSED_QKV=0 restores the old
graph; batched tiles, sage and non-flash decodes keep it.
Carry ggml patch 0005 (ggml_rope_pe_permute_rms) and use it for the decoder's q/k:
the per-head norm was 7560 launches of a 64-thread kernel, about 0.45 s per
960x544x124 decode on B200. The fused op normalises each head row with the same block
reduction as the standalone norm, so the frames stay bit-identical. Backends without
it (HIP, Vulkan, GGML_CUDA_NORM_SMALL_ROWS=0) keep the separate norm;
SD_H3_VAE_FUSED_QK_NORM=0 forces that.
Fewer, larger tiles cut the per-tile fixed cost (20x20 decodes 960x544x124 in 3.07 s
vs 3.77 s at 16x16 on B200) but move the seams: 36.2 dB PSNR / 0.09 LPIPS vs the
16x16 decode, slightly closer to an untiled decode than 16x16 is. Default stays 16.
- The saved device free-memory reading is now taken only by a check that allocates
  nothing, so it is never the reading from before this owner's compute buffer was
  allocated, and any check that does not fit drops the owner's readings so the
  reclaim / evict retries see fresh ones.
- If a worker thread cannot be started, the tile merge and the chunk assembly run
  inline instead of throwing.
@chatgpt-codex-connector

chatgpt-codex-connector Bot commented Oct 2, 2026 •

Copy link
Copy Markdown

Codex Review Summary

This comment shows the latest Codex review activity on this pull request.

Review Status Commit Review trigger
📝 Code Review ✅ Completed 2026-10-09T03:30:14.700157Z 3c26b6a New commits
🔒 Security Review ✅ Completed 2026-10-02T09:51:41.992028Z ee09dfa PR opened
ℹ️ About Codex in GitHub

Your team has set up Codex to review pull requests in this repo. Reviews are triggered when you

  • Open a pull request for review
  • Mark a draft as ready
  • Comment "@codex review" or "@codex security review".

Codex reacts with 👀 while any review is running, comments if it has suggestions, and reacts with 👍 once all reviews finish with no findings.

@chatgpt-codex-connector

Copy link
Copy Markdown

You have reached your Codex usage limits for code reviews. You can see your limits in the Codex usage dashboard.
To continue using code reviews, add credits to your account and enable them for code reviews in your settings.

@chatgpt-codex-connector

Copy link
Copy Markdown

You have reached your Codex usage limits for code reviews. You can see your limits in the Codex usage dashboard.
To continue using code reviews, add credits to your account and enable them for code reviews in your settings.

@chatgpt-codex-connector chatgpt-codex-connector Bot left a comment

Copy link
Copy Markdown

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

💡 Codex Review

Here are some automated review suggestions for this pull request.

Reviewed commit: fc9e8c8df9

ℹ️ About Codex in GitHub

Your team has set up Codex to review pull requests in this repo. Reviews are triggered when you

  • Open a pull request for review
  • Mark a draft as ready
  • Comment "@codex review".

If Codex has suggestions, it will comment; otherwise it will react with 👍.

Codex can also answer questions or update the PR. Try commenting "@codex address that feedback".

Comment on lines +336 to +337
q = ggml_rope_pe_permute_rms(ctx->ggml_ctx, part(0), pe, n_rot, 1.f, GGML_TYPE_F32, 1e-5f);
k = ggml_rope_pe_permute_rms(ctx->ggml_ctx, part(1), pe, n_rot, kv_scale, GGML_TYPE_F16, 1e-5f);

Copy link
Copy Markdown

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

P1 Badge Guard the fused RMS calls by API availability

In a normal source build with SD_USE_UPSTREAM_GGML=OFF but patch 0005 not applied, ggml.h does not declare ggml_rope_pe_permute_rms, yet this branch is still compiled because it only excludes explicit upstream builds. This contradicts the documented unpatched fallback and makes such builds fail at compile time; detect the new symbol in CMake and guard these calls with the resulting feature macro, falling back to the separate RMS norm path when absent.

Useful? React with 👍 / 👎.

Copy link
Copy Markdown
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Fixed in 907615c: cmake/ggml.cmake now also detects ggml_rope_pe_permute_rms( and defines SD_GGML_H3_FUSED_QK_NORM; forward_head_major is guarded by SD_GGML_H3_FUSED_OPS (patch 0004) and the fused norm by SD_GGML_H3_FUSED_QK_NORM (patch 0005), falling back to the separate RMS norm. CPU builds pass against the pinned unpatched ggml, with patches 0001-0004, and with 0001-0005.

@oobabooga

Copy link
Copy Markdown
Member

Reached Codex review convergence at oobabooga#6.

@oobabooga

Copy link
Copy Markdown
Member

No changes were needed beyond merging #17's fix down into this branch (3c26b6a). Decoding is faster on every backend, and max mode on CUDA gets the fused sage path. On CUDA, Linux Vulkan and CPU the video is bit-identical; the audio changes only through the intended depthwise-conv change.

Tested 338079e / 3c26b6a against #18. The flags and arm interleaving match #17's comment, and times are generate_video in seconds.

Hardware Mode Render, #18 → PR Decode, #18 → PR
RTX 6000 Ada (sm89), 960x544x124 default 91.1 / 88.4 → 86.6 / 86.5 15.2 / 15.4 → 13.2 / 12.9
max 72.4 / 72.4 → 61.2 / 60.2 (sampling 47.5 / 48.0 → 40.8 / 40.4) 17.8 / 17.6 → 13.3 / 12.7
RTX 3090 (sm86) default 121.0 / 119.3 → 115.8 / 114.3 25.8 / 24.4 → 20.7 / 20.6
Strix Halo, ROCm (640x384x56) Studio flags 279.7 / 279.0 → 284.1 / 278.2 video 17.8 → 16.1, audio 1.3 → 0.6
Strix Halo, Vulkan (Linux) Studio flags 140.8 / 141.6 → 139.3 / 139.7 video 49.0 / 48.9 → 47.5 / 48.0, audio 1.0 → 0.5
CPU backend (256x160x22) --backend cpu audio 4.2 → 1.3

Output:

Where Result
Ada, default + max; Linux Vulkan; CPU video bit-identical
All switches off, SD_H3_AUDIO_DIRECT_DW=0 identical to #18, frames and audio
Audio (direct depthwise conv), music prompt 42.0 dB SNR vs #18 (the PR says 41.5 to 42.7)
HIP video 58.8 dB vs #18: the fused VAE q/k/v op rounds differently there. The CPU-reference check in #18's comment covers the full stack.

test-backend-ops:

Op Result
ROPE_PE_PERMUTE, sm86 + sm89 80, including the new norm variants
RMS_NORM 21
CONV_2D_DW 4 on CUDA, 8 on Vulkan and Metal
HIP same; the new norm variants are unsupported there, as the PR intends

Tiled Z-Image renders are pixel-identical with the async tile merge on CUDA, HIP, Vulkan and Metal.

CI job Status
HIP pass
Vulkan, Linux pass
Windows, #17-#20 stack pass

Harness.

@oobabooga

Copy link
Copy Markdown
Member

Reached Codex review convergence at oobabooga#6.

@oobabooga
oobabooga merged commit fdecc28 into perf/h3-gguf-speed-v2 Oct 9, 2026
8 checks passed
oobabooga added a commit that referenced this pull request Oct 9, 2026
* MiniMax-H3: flash attention in the video VAE under --diffusion-fa; carry ggml-cuda speed patch

The H3 video VAE decoder is a 36-layer ViT run per 16x16 latent tile. With only
--diffusion-fa (what Studio passes) it used mul_mat + scale + softmax attention,
materialising a 32 x L x L f32 score matrix per tile and layer. --diffusion-fa now
also covers it; SD_H3_VAE_FLASH_ATTN=0 restores the old path. The text encoder is
unchanged (that is what --fa would also switch, which moves the conditioning).

scripts/unsloth/ggml-patches/ carries two ggml-cuda commits on top of the pinned
submodule (BF16 cuBLAS for large-batch quantized matmul behind
GGML_CUDA_QUANT_CUBLAS_MIN_BATCH, a cached device integrated flag, a vectorized
row copy); the prebuilt workflow applies them after the submodule checkout.

* tiling: walk tile planes contiguously when splitting and merging

process_tiles_2d copied and blended each pixel across all planes in the inner
loop, striding a whole output plane (960x544 floats for H3) per element. A video
tile has frames x channels planes, so every element was a cache and TLB miss:
on MiniMax-H3 960x544x124 (105 tiles) this was about 10 s of single-threaded
host time per decode. Loop planes outermost and precompute the per-column and
per-row blend weights; each element still computes old + new * wy * wx in the
same order, so the output is bitwise identical.

* Carry the pipelined long-sequence ggml-cuda FlashAttention patch

scripts/unsloth/ggml-patches/0002 pipelines the unmasked, non-GQA mma
FlashAttention kernels (all full KV tiles via cp.async, only the partial last
tile synchronously). The MiniMax-H3 DiT (56 heads x 128, 19108 tokens) and the
H3 video VAE (32 heads x 64) attention take this path under --diffusion-fa.
GGML_CUDA_FA_LONGSEQ=0 restores the stock kernels.

* ggml patch 0002: 128-column long-sequence FlashAttention tile on sm80 / sm89

* docs: MiniMax-H3 long-sequence flash attention switches

* tiling: batched tile callback, merge tile planes on several threads

process_tiles_2d_batched walks the same tile plan and merge order as process_tiles_2d but
hands up to batch_size(remaining) consecutive tiles to one callback, which returns them
stacked as contiguous blocks; the merge reads each tile in place instead of from a copy.
process_tiles_2d is now a one-tile wrapper around it.

The merge splits the output planes across threads. Each element is still written by one
thread with the same arithmetic, so outputs are bitwise identical.

* MiniMax-H3: batch video VAE tiles per decoder graph, keep weights resident, leaner rope and SwiGLU

The video VAE decoder (a 36-layer ViT) ran one graph per 16x16 latent tile: 105 graph
builds, allocations and output readbacks for 960x544x124, and every temporal chunk ended
with runner_end(), which evicted the 5.5 GB of weights and reuploaded them for the next chunk.

- Several tiles now go through one decoder graph. The first tile runs alone to measure its
  compute buffer and the batch is sized from free device memory, capped at 4
  (SD_H3_VAE_TILE_BATCH_MAX); SD_H3_VAE_TILE_BATCH=N forces N and 1 restores one graph per
  tile. Projections run as one 2D matmul over all tiles' tokens and each tile keeps its own
  attention call: a broadcast batched cuBLAS GEMM and a batched flash-attention launch both
  changed the summation order relative to the single-tile decode. With this layout the
  decoded frames match the per-tile decode exactly.
- Weights stay resident across temporal chunks and runner_end() runs once after the last
  chunk (SD_H3_VAE_KEEP_RESIDENT=0 restores the per-chunk release).
- Rotary embedding reads the two rotated halves as permuted views of the projection layout
  and multiplies them by precomputed coefficient tables, with the same separate mul/mul/add
  per element as before, instead of per-half permutes, repeats, a tail permute and concat.
  The feed-forward uses ggml_swiglu instead of silu + mul. SD_H3_VAE_GRAPH_OPT=0 restores
  the previous graph.
- Chunks are blended in place with plain loops instead of index() lookups, and the decoded
  chunks are concatenated once at the end instead of growing the result chunk by chunk.

* ggml-patches: 0003 fused cuBLAS bias epilogues and narrow short-row RMS norm blocks

Carried on top of the pinned ggml submodule like 0001 (the prebuilt workflow applies
scripts/unsloth/ggml-patches/*.patch in order). In the H3 video VAE decoder every linear
layer is an F16 cuBLAS matmul followed by a bias add and then either a scale + residual
add or SWIGLU; these now run inside the F16 -> F32 conversion of the GEMM output instead
of as separate passes over F32 activations, bitwise identical
(GGML_CUDA_CUBLAS_EPILOGUE_FUSION=0 disables). The per-head q/k RMS norm (64 columns) now
launches 64-thread blocks instead of 256, also bitwise identical
(GGML_CUDA_NORM_SMALL_ROWS=0 restores 256). Applies cleanly with or without 0002.

* MiniMax-H3: value-preserving DiT graph rewrites

The DiT spent about 1.9 s of an 8.6 s B200 step (960x544x124, Q3) outside
matmul and attention: chunk copies of q/k/v and of the MLP gate, partial RoPE
as slice + permute copies + repeat + mul/add + concat, K/V scale then cast,
per-segment adaLN modulation and gated residuals as slice copies + mul/add +
concat, and separate scale passes around every MLP Linear.

Each lever builds the same arithmetic with the same rounding points, so the
output is bit-identical:

- q/k/v are read in place from the fused projection; one ggml_rope_pe_permute
  per tensor applies the partial RoPE, writes the head-major layout flash
  attention reads and, for K/V, the kv scale and F16 cast
  (SD_H3_FAST_QKV=0 restores the old graph).
- The MLP gate is one swiglu on two views of fc1's output instead of two chunk
  copies + silu + mul (SD_H3_FAST_MLP=0).
- adaLN modulation and gated residuals use one in-place ggml_modulate_rows /
  ggml_gated_add_rows per sequence segment, and the MLP Linear scales are
  folded into them and into ggml_swiglu_scaled (SD_H3_FAST_SEGMENTS=0).
- Modulation vectors and segment slices are views, not copies
  (SD_H3_FAST_VIEWS=0).

SD_H3_GRAPH_FAST=0 turns all of them off. Backends without the fused ops
(and upstream ggml builds) keep the original graph.

* Carry the fused DiT ops ggml patch; document the H3 graph switches

scripts/unsloth/ggml-patches/0004 adds ggml_rope_pe_permute,
ggml_modulate_rows / ggml_gated_add_rows and ggml_swiglu_scaled (CPU + CUDA,
test-backend-ops cases) on top of 0001 and 0002. The MiniMax-H3 DiT uses them
when the backend supports them and keeps the unfused graph otherwise.

* MiniMax-H3: keep the folded MLP path compiling with SD_USE_UPSTREAM_GGML

forward_folded is only reachable when the fused ops exist; return from inside
the guarded branch so the upstream-ggml build does not reference an undeclared
result.

* ggml patch 0002: long-sequence flash attention keeps the stock grid, wide tile opt-in

The pipelined variant now sizes its stream-k grid from the stock kernel so the
work split, and with it the result, is identical on every GPU (on L4 the two
kernels' occupancy differs). The 128-column tile is opt-in only
(GGML_CUDA_FA_LONGSEQ_NCOLS=128).

* MiniMax-H3: video VAE tile batching opt-in (SD_H3_VAE_TILE_BATCH=auto|N)

The batched decoder graph runs each projection as one matmul over all tiles'
tokens. On an RTX PRO 6000 Blackwell (sm120) cuBLAS picks a different kernel for
that larger M and the frames come out at 53 dB PSNR against the per-tile decode
(identical on B200), and the batched graph measured no faster there (VAE decode
7.6 s batched vs 7.5 s per tile, the other VAE levers on). Decode one tile per
graph by default; SD_H3_VAE_TILE_BATCH=auto or =N opts in.

* MiniMax-H3: sage attention takes the fused RoPE / head-major q/k/v op

With --sage-attn, forward_head_major returned nullptr, so every block fell back to the
unfused chunk / slice / rope / concat / scale / cast chain (about 0.75 s per 960x544x124
step on B200). ggml_rope_pe_permute already writes [head_dim, tokens, heads, batch], the
layout ggml_sage_attn reads: emit F32 Q, F32 K * kv_scale and F16 V * kv_scale and call
sage directly. Same arithmetic and rounding points as the unfused sage branch; the
rendered video and audio are bit-identical. SD_H3_FAST_SAGE_QKV=0 restores the old chain.

* MiniMax-H3 video VAE: keep the device busy between tiles

The 960x544x124 decode left the B200 idle for about 2 s between its 105 tile graphs:
the host blended each tile, zero-filled and assembled the frames, rebuilt the rotary
tables and queried free device memory four times per tile while the GPU waited.

- tiling: the blend of a batch into the output runs on a worker thread while the next
  batch is split and computed; merges stay serial and in tile order with the same
  arithmetic (SD_TILE_ASYNC_MERGE=0 merges inline).
- H3 decode: each temporal chunk is trimmed, cross-faded and copied straight into the
  trimmed output on a worker thread while the next chunk decodes, instead of
  concatenating and slicing at the end (SD_H3_VAE_ASYNC_ASSEMBLY=0 restores it).
- rotary tables are rebuilt only when the tile shape changes.
- DeviceMemoryRequest::reuse_device_query: while a runner repeats identical computes,
  a capacity check that allocates nothing new (no pending bytes, all parameters
  resident) reuses the owner's earlier free-memory reading; runner_end() drops it.
  The H3 decode turns it on for its duration (SD_H3_VAE_REUSE_MEMQUERY=0 disables).

Warm decode on B200 6.8-7.0 s -> 5.06 s; frames and audio bit-identical.

* MiniMax-H3: audio VAE anti-aliased activations use direct depthwise convs

The up/down-sampling filters of every Activation1D went through ggml_conv_1d /
ggml_conv_1d_dw: an F16 im2col plus a single-column matmul per call. Route them
through CONV_2D_DW (H=1, F32 per-channel kernel) instead, for the MiniMax-H3
audio VAE only. Falls back to the im2col graph when the backend lacks the op.
SD_H3_AUDIO_DIRECT_DW=0 restores the previous graph.

* MiniMax-H3 video VAE: fused RoPE / head-major q/k/v for decoder attention

The decoder attention chunk-copied q/k/v out of the fused projection, applied the
partial RoPE as table mul/add/concat chains and then permuted and cast K/V for flash
attention. With one tile per graph, normalise q/k in place on the projection and let
ggml_rope_pe_permute (already used by the DiT) write the F32 Q and F16 K/V head-major
tensors ggml_ext_attention_prepared reads. Same products, sums and casts as the table
path, so the decoded frames are bit-identical. SD_H3_VAE_FUSED_QKV=0 restores the old
graph; batched tiles, sage and non-flash decodes keep it.

* MiniMax-H3 video VAE: fold the q/k RMS norm into the fused RoPE op

Carry ggml patch 0005 (ggml_rope_pe_permute_rms) and use it for the decoder's q/k:
the per-head norm was 7560 launches of a 64-thread kernel, about 0.45 s per
960x544x124 decode on B200. The fused op normalises each head row with the same block
reduction as the standalone norm, so the frames stay bit-identical. Backends without
it (HIP, Vulkan, GGML_CUDA_NORM_SMALL_ROWS=0) keep the separate norm;
SD_H3_VAE_FUSED_QK_NORM=0 forces that.

* MiniMax-H3 video VAE: SD_H3_VAE_TILE opt-in latent tile size

Fewer, larger tiles cut the per-tile fixed cost (20x20 decodes 960x544x124 in 3.07 s
vs 3.77 s at 16x16 on B200) but move the seams: 36.2 dB PSNR / 0.09 LPIPS vs the
16x16 decode, slightly closer to an untiled decode than 16x16 is. Default stays 16.

* Tile merge / H3 assembly / capacity reading: harden the reuse paths

- The saved device free-memory reading is now taken only by a check that allocates
  nothing, so it is never the reading from before this owner's compute buffer was
  allocated, and any check that does not fit drops the owner's readings so the
  reclaim / evict retries see fresh ones.
- If a worker thread cannot be started, the tile merge and the chunk assembly run
  inline instead of throwing.

* MiniMax-H3 / ggml-cuda: cuDNN fused attention on Ampere and newer

New ggml patch 0006 adds an optional cuDNN path to ggml-cuda's FLASH_ATTN_EXT
and SAGE_ATTN (AUTO mode): GGML_CUDA_CUDNN=ON compiles it against cudnn.h and
the header-only cudnn-frontend v1.26.0 (MIT, downloaded by CMake and pinned by
checksum); libcudnn.so.9 is opened at run time, so the binaries keep no cuDNN
dependency and run the existing kernels wherever cuDNN cannot be loaded, on
Turing and older, for small attention calls and for shapes cuDNN declines.
GGML_CUDA_CUDNN_ATTN=0 restores the previous kernels everywhere and
GGML_CUDA_CUDNN_SAGE=0 keeps the sage kernel for --sage-attn.

On a B200 the H3 DiT attention at 960x544x124 (19315 tokens x 56 heads) takes
about 8 ms per call against 28 ms for the sage kernel and 43 ms for the ggml
flash attention kernel, and is closer to an fp64 reference than either.

The Linux CUDA prebuilt fetches the pinned cuDNN 9.27 headers package, builds
with GGML_CUDA_CUDNN=ON and fails if either binary ends up linked to libcudnn.
docs/minimax_h3.md describes the run-time requirements.

* Tighten H3 VAE and tiling comments

* Build without the fused H3 ops when ggml lacks patch 0004

* Document that the H3 ggml speedups need the carried patches

* Gate the H3 VAE fused attention on ggml patch 0004 and its fused norm on 0005

* Tighten the H3 VAE, sage and tiling comments

* Ship cudnn-frontend's MIT notice in the CUDA bundle

* Keep the H3 VAE on its old attention outside CUDA and ROCm

* Take cuDNN attention by default only where it measured faster

* Install the NVRTC header the cuDNN frontend includes in the CUDA prebuilt leg

---------

Co-authored-by: Daniel Han <danielhanchen@gmail.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants