Skip to content

feat(pmu): Supp. C.a EXT64 layout & event filters - #694

Merged
chetan-rathore merged 1 commit into
ARM-software:mainfrom
Sujana-M:main
Nov 11, 2026
Merged

chetan-rathore merged 1 commit into
ARM-software:mainfrom
Sujana-M:main

Conversation

@Sujana-M

Copy link
Copy Markdown
Contributor
  • Decode PMDEVARCH per PMU node to select the C.a CoreSight PMU register layout. Preserve EXT32 support while enabling EXT64 offsets and 64-bit register access for ARCHPART 0xAF4/0xAF5/0xAF6.
  • Cache the EXT64 model during PMU table creation so register helpers do not reread PMDEVARCH on every access. Keep event IDs 32-bit, retain 64-bit monitor count validation for EXT64 counter values, and bound PMU event-list lookup to avoid out-of-range scans.
  • Add a PAL event-filter hook so platforms can provide implementation-defined PMEVFILTRn mask/value programming. VAL saves and restores the previous filter state around monitor configuration, allowing platform requirements such as byte-count TC=INCR_BY_VAL without hardcoding filter fields in common VAL.
  • Add coverage for unsupported PMU event configuration.

Change-Id: Ib001a85ed6894a8c82b05fad2f1f6b1476ce2378

- Decode PMDEVARCH per PMU node to select the C.a
  CoreSight PMU register layout. Preserve EXT32
  support while enabling EXT64 offsets and 64-bit
  register access for ARCHPART 0xAF4/0xAF5/0xAF6.
- Cache the EXT64 model during PMU table creation
  so register helpers do not reread PMDEVARCH on
  every access. Keep event IDs 32-bit, retain
  64-bit monitor count validation for EXT64 counter
  values, and bound PMU event-list lookup to avoid
  out-of-range scans.
- Add a PAL event-filter hook so platforms can
  provide implementation-defined PMEVFILTRn
  mask/value programming. VAL saves and restores the
  previous filter state around monitor configuration,
  allowing platform requirements such as byte-count
  TC=INCR_BY_VAL without hardcoding filter fields
  in common VAL.
- Add coverage for unsupported PMU event configuration.

Signed-off-by: Chetan Singh <chetan.singh2@arm.com>
Change-Id: Ib001a85ed6894a8c82b05fad2f1f6b1476ce2378
@chetan-rathore
chetan-rathore merged commit 0248e1f into ARM-software:main Nov 11, 2026
29 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants